- Verilog MCP Server
Verilog MCP Server
Generate Verilog testbenches, lint RTL code (7 rules), and scaffold UVM verification environments — directly inside Claude Code via MCP.
Overview
Features
- generate_testbench — Paste a Verilog module, get a complete testbench with clock, reset sequence, DUT instantiation, and VCD dumping.
- check_lint — 7 static RTL checks: missing reset, case-without-default, latch inference, width mismatch, blocking assignments in sequential blocks, non-blocking in combinational blocks, and multi-driver detection.
- generate_uvm_env — Generate 10 UVM components (interface, transaction, sequence, driver, monitor, agent, scoreboard, environment, test, top) from a single DUT module.
Tech
- Python MCP SDK 1.27.1
- stdio JSON-RPC
- MIT license
- 810+ lines
Links
Server Config
{
"mcpServers": {
"verilog-mcp-server": {
"command": "python",
"args": [
"server.py"
]
}
}
}Project Info
Created At
2 months agoUpdated At
2 months agoAuthor Name
kaiwenyu147369Star
-Language
-License
-Tags
Recommend Servers
View AllAmap Maps
@amap
高德地图官方 MCP Server
a year ago
Algeria Payments Mcp
@junter1989k-ai
10 days ago
Playwright Mcp
@microsoft
Playwright MCP server
TypeScript
a year ago
mcp-server-flomo MCP Server
@chatmcp
Write notes to Flomo
JavaScript
a year ago
Ivory Coast Payments Mcp
@junter1989k-ai
10 days ago
Georgia Payments Mcp
@junter1989k-ai
10 days ago
Pakistan Payments Mcp
@junter1989k-ai
10 days ago
Filesystem
@modelcontextprotocol
3 months ago
Costa Rica Payments Mcp
@junter1989k-ai
10 days ago
Germany Payments Mcp
@junter1989k-ai
10 days ago
Test
@modelcontextprotocol
test
7 months ago
Switzerland Payments Mcp
@junter1989k-ai
10 days ago
Tanzania Payments Mcp
@junter1989k-ai
10 days ago